NFC Frontend supporting challenging RF environment for payment, physical access control

See product image

Block Diagram

PN5190 Block Diagram

PN5190 System Block Diagram

Features

Key Features

  • High power (2 W), feature-filled transmitter: DPC 2.0 (dynamic power control without processing load on host MCU)
  • Single 3.3 V supply with max TX transmitter power possible
  • Connection of 1 differential or 2 single-ended antennas
  • Robust receiver: Automatic configuration, advanced insensitivity against TFT display noise for higher RF performance
  • Full NFC Frontend with active load modulation in Card Mode for large operating distance
  • All relevant RF protocols implemented
  • NXP proprietary high datarates up to 212 Kbit for NTAG 5 communication
  • Ultra-low-power card detect for low average current consumption
  • Flexible configuration of EMD handling (EMVCo 3.2, ISO, FeliCa) for future-proof system integration
  • Automatic antenna tuning (AAT) with variable capacitors
  • RF Debugging without external probing of test signals possible but not required – ideal debugging solution for PCI compliant POS terminals
  • Advanced RF debugging with AUX0, AUX1, AUX2 outputs
  • Certifications: EMVCo 3.2, NFC Forum
  • Supported by the NFC Cockpit Configuration Tool

DPC2.0 (Dynamic Power Control 2.0)

  • Compared to the dynamic power control or similar implementations which are based e.g. on the RSSI signal, the DPC 2.0 uses a direct Transmitter current measurement
  • With the direct current measurement no restrictions on the antenna design apply
  • The PN5190 allows to configure a very high granularity for the control of the output power (step size 0.1 V, up to control 43 steps) which avoids communication errors with cards and cell phones
  • There is the possibility to combine the information from DPC2.0 as well with the Automatic Wave shaping Control (AWC) which simplifies the antenna design and makes it easier to achieve e.g. EMVCo analog compliancy
  • The DPC 2.0 works completely independent from any host microcontroller and does not require any additional processing resources on the host. This guarantees that the control mechanism for the DPC2.0 is working sufficiently fast under all conditions to avoid unexpected high currents in case of an antenna detuning
  • With DPC2.0, the overall current consumption of a system can be reduced and the read range enhanced while relevant specifications in close reading proximity are not violated
  • Together with the high receiver sensitivity, smaller antennas with a very good reading distance can be realized

Buy/Parametrics










































































































Documentation

Quick reference to our documentation types.

1-10 of 15 documents

Compact List

Application Note (7)
Data Sheet (2)
Fact Sheet (1)
Release Note (3)
User Manual (2)

Design Files

Quick reference to our design files types.

4 design files

Hardware

Quick reference to our board types.

3 hardware offerings

Software

Quick reference to our software types.

1-5 of 22 software files

Show All

Note: For better experience, software downloads are recommended on desktop.

Engineering Services

5 engineering services

To find additional partner offerings that support this product, visit our Partner Marketplace.

Training

3 trainings

Support

What do you need help with?

OSZAR »