

Typical Data Retention for Nonvolatile Memory

By **Martin Niset and Peter Kuhn**
NVM Reliability
Austin, Texas

Introduction

This document explains how Freescale Semiconductor defines typical data retention in the product specification of nonvolatile memory (NVM).

Definition

Data retention refers to the ability of a memory bit to retain its data state over long periods of time regardless of whether the part is powered on or powered off.

Freescale Semiconductor guarantees a minimum data retention life in its product specification (generally 10 to 20 years). In practice, our technologies are capable of producing much longer lifetimes than the specified minimum. To give a better representation of the data retention life that can be achieved for most parts under nominal conditions, Freescale Semiconductor also provides a typical value in the product specification.

Freescale Semiconductor defines typical data retention by de-rating the intrinsic data retention capability of a technology to a normalized use condition.

This product incorporates SuperFlash® technology licensed from SST.

© Freescale Semiconductor, Inc., 2005. All rights reserved.

Definition

The intrinsic data retention is by definition inherent to all bits manufactured with the same process technology. It is an estimate, based on accelerated stress data and the Arrhenius model, of the data retention life that most bits are expected to achieve.

The Arrhenius model is an industry standard for estimating data retention life of floating gate technologies. It is used to find the acceleration factor between a stress temperature and a use condition, which in turn can be used to de-rate results from an accelerated stress test.

The temperature acceleration factor is defined as:

$$AF = \exp[(E_a/k) * (1/T_{Use} - 1/T_{Stress})]$$

Where E_a is the intrinsic activation energy (eV)

k is Boltzmann's constant (8.617×10^{-5} eV/K) ($K = -273.16^\circ\text{C}$)

T_{Use} = use temperature (K)

T_{Stress} = stress temperature (K)

During the technology certification process, Freescale Semiconductor determines the intrinsic activation energy E_a for a technology with empirical data. This is done by evaluating time-to-failure under high temperature stress.

Typical data retention at a nominal use condition is calculated using the Arrhenius model with the measured activation energy and accelerated stress data from one of the following:

- Technology certification¹
- Product qualification²
- Wafer bake³

Example

With a default activation energy of 0.8 eV⁴,

- 1008 hours at 150°C (qualification bake time) is equivalent to 1150 years at 25°C
- 24 hours at 250°C (wafer bake time) is equivalent to 1800 years at 25°C
- 1008 hours at 150°C (qualification bake time) is equivalent to 60 years at 55°C
- 24 hours at 250°C (wafer bake time) is equivalent to 100 years at 55°C

1. Typically, extended bake on large sample at 150°C

2. Typically, 1008 hours at 150°C

3. Typically 250°C

4. $E_a = 0.8$ eV is a conservative estimate for the intrinsic activation energy supported by years of NVM experience. Freescale Semiconductor uses this value as the default activation energy for intrinsic data retention when empirical data are not available.

Typical Data Retention for Freescale Semiconductor NVM Technologies

Using the above definition, the following NVM technologies from Freescale Semiconductor are capable of achieving greater than 100 years of intrinsic data retention.

Table 1. Typical Data Retention Time Based on the Qualification Bake Time and the Activation Energy of Each Technology

Technology	Ea (eV)	Minimum Specification		Qualification Stress		Typical Data Retention (Yr) @ 25°C
		Time (Yr)	Temp (°C)	Time (Hr)	Temp (°C)	
CDR1	0.92 ⁽¹⁾	10	85	1008	150	>100
CDR3	1.2 ⁽¹⁾	10/15	125/85	1008	150	>100
0.5µm SGF	0.8 ⁽²⁾	15	125	504	175	>100
0.25µm SGF	0.8 ⁽²⁾	15	85 ⁽³⁾	1008	150	>100 ⁽⁴⁾

NOTES:

1. Measured by Freescale Semiconductor
2. Default value
3. Average junction temperature
4. The following HCS12 devices use an earlier generation of the FLASH and are not covered by this engineering bulletin: MC9S12DT256B, MC9S12DJ256B, MC9S12A256B, MC9S12DG128B, MC9S12DJ128B, MC9S12DT128B, MC9S12A128B. These devices have, or will be, upgraded to current FLASH technology that is covered here and then will be available as MC9S12DT256, MC9S12DJ256, MC9S12A256, MC9S12DG128, MC9S12DJ128, MC9S12DT128, and MC9S12A128. Other devices using the earlier generation of the FLASH and not covered by this engineering bulletin are: MMC2114CFCVF33, MMC2114CFCPV33, MMC2114CFCPU33, MMC2113CFCVF33, MMC2113CFCPV33, MMC2113CFCPU33; DSP56F801, DSP56F802, DSP56F803, DSP56F805, DSP56F807, DSP56F826, and DSP56F827.

How to Reach Us:

Home Page:

www.freescale.com

E-mail:

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor
Technical Information Center, CH370
1300 N. Alma School Road
Chandler, Arizona 85224
+1-800-521-6274 or +1-480-768-2130
support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2005. All rights reserved.